```
45 S ((NORMAL OR GOOD) (P) (DEFECTIVE OR FAULTY) (P) SELECT?
L1
(P)
             5 S L1 AND 395/CLAS
L2
             3 S (5602987 OR 5297148 OR 5095344)/PN 0 S L1 AND L3
L3
L4
             12 S L1 AND 371/CLAS
L5
            10 S L5 AND 365/CLAS
L6
            15 S L3 OR L5 OR L6
L7
            22 S ((NORMAL OR GOOD) (P) (DEFECTIVE OR FAULTY) (P) SELECT?
(P)
             4 S L8 AND L7
L9
```

,

L9: 3 of 4 4,989,181 [IMAGE AVAILABLE] . US PAT NO:

Jan. 29, 1991 DATE ISSUED:

Serial memory device provided with high-speed address TITLE:

control circuit

Moemi <u>Harada</u>, Tokyo, Japan INVENTOR:

NEC Corporation, Tokyo, Japan (foreign corp.) ASSIGNEE:

07/358,112 APPL-NO: May 30, 1989 DATE FILED:

63-133453 May 30, 1988 FRN-PRIOR: Japan INT-CL: [5] G11C 8/00

INT-CL: 365/200, 240; 371/10.2 US-CL-ISSUED:

US-CL-CURRENT: 365/200, 240; 371/10.2 SEARCH-FLD: 365/200, 230.05, 239, 240, 221; 371/10.2

REF-CITED:

U.S. PATENT DOCUMENTS

365/200 4,701,887 10/1987 Ogawa

ART-UNIT: 233

Joseph A. Popek PRIM-EXMR:

Sughrue, Mion, Zinn, Macpeak & Seas LEGAL-REP:

## ABSTRACT:

A semiconductor memory device having a serial access port and an improved redundant structure which can operate at a high speed is disclosed. The memory device comprises a normal memory cell array, a redundant memory cell array, a serial selection circuit for serially selecting data stored in the normal cell array in response to a control signal, a defective location memory for storing address of a defective memory cell or cells in the normal memory cell array, a counter incremented by the control signal for indicating the address selected by the serial selection circuit, a control circuit for selecting the redundant memory cell array when the content of the counter coincides with the content of the defective location memory, a plus-one circuit for generating an initial address which is larger than external initial address by one, and a count-up control circuit for applyig the control signal to the counter from its second occurrence after the application of the external initial address. 5 Claims, 7 Drawing Figures

4,475,194 [IMAGE AVAILABLE] US PAT NO:

L9: 4 of 4

DATE ISSUED:

TITLE:

Oct. 2, 1984

Dynamic replacement of defective memory words

INVENTOR:

Russell W. LaVallee, Poughkeepsie, NY Philip M. Ryan, Hopewell Junction, NY

Vincent F. Sollitto, Jr., Rhinebeck, NY

ASSIGNEE:

International Business Machines Corporation, Armonk, NY

(U.S. corp.)

APPL-NO:

06/363,700

DATE FILED: INT-CL:

Mar. 30, 1982 [3] G11C 11/40

US-CL-ISSUED:

371/10; 364/200; 365/200; 371/11, 38

US-CL-CURRENT: 371/10.2; 364/232.7, 238.4, 243, 245, 245.3, 265.3,

265.4, 285, DIG.1; 365/200 371/10, 11, 13, 38; 365/200, 230; 364/200, 900

SEARCH-FLD: REF-CITED:

U.S. PATENT DOCUMENTS

3/1977 4,010,450 4,150,428

Porter et al. Inrig et al. 4/1979

371/10 371/10

4,310,901

Harding et al. 1/1982

371/11

4,376,300

Tsang 3/1983

371/10

ART-UNIT:

PRIM-EXMR:

236 Jerry Smith M. Ungerman

ASST-EXMR: LEGAL-REP:

Sughrue, Mion, Zinn, Macpeak & Seas

## ABSTRACT:

A single error correcting memory is constructed from partially good components on the design assumption that the components are all-good. Those small number of logical lines containing double-bit errors are replaced when detected with good lines selected from a replacement area of the memory. The replacement area is provided by a flexibly dynamically deallocated portion of the main memory so that it can be selected from any section of the original memory by inserting the appropriate page address in the replacement-page register. With such a memory architecture until the first double-bit error is detected (either in testing or actual use) all pages may be used for normal data storage. When such an error is detected some temporarily unused page in the memory is deal-located, that is rendered unavailable for normal storage, and dedicated to providing substitute lines. The same procedure is followed for subsequent faults. If the replacement area itself becomes defective, a different page may be chosen to provide substitute lines simply by providing a different address in the replacement page register. 8 Claims, 3 Drawing Figures